I'm continuing to work on creating a tool to write updated bitstreams (or "cores", or whatever you like to call the things that turn an FPGA into an interesting computer 
Here's what it looks like after I got it working:
But let's go back to the beginning...
In a recent post, I confirmed
